module flop (CLK, D, LOAD, Q); 
  input CLK, LOAD;
  input [3:0] D; 
  output [3:0] Q; 
  reg [3:0] Q; 


  always @(posedge CLK) 
    begin 
        if (LOAD) 
          Q = D; 
   end 
endmodule