module circuit (o, i1, i2, ctrl);
input i1, i2, ctrl;
output o;
bufif0(o, i1, ctrl);
bufif1(o, i2, ctrl);
endmodule